Abstract-Compared to conventional technologies, the superior electrical characteristics of III-V Tunnel FET (TFET) devices can highly improve the process of energy harvesting conversion at ultra-low input voltage operation (sub-0.25V). In order to extend the input voltage/power range of operation in conventional charge pump topologies with TFET devices, it is of the major importance to reduce the band-to-band tunneling current when the transistor is under reverse bias conditions. This paper proposes a new charge pump topology with TFET devices that attenuate the reverse losses, thus improving the power conversion efficiency (PCE) in a broader range of input voltage values and output loads. It is shown by simulations that compared with the conventional gate cross-coupled charge pump and considering an input voltage of 640 mV, the proposed topology reduces the reverse losses from 19 % to 1 %, for an output current of 10 μA. For this case, the PCE increased from 63 % to 83 %.
I. INTRODUCTION
The interest in power supply circuits that are able to harvest energy from the surrounding environment for powering portable and wearable low-power systems has been increasing over the last years [1] [2] [3] [4] . Energy harvesting (EH) sources such as micro-photovoltaic cells (PV) [1] [2] and thermo-electric generators (TEG) [3] [4] are characterized by extremely low output voltage and power values, thus preventing their immediate usage.
Charge pump or switched-capacitor converters have been widely considered to boost the output voltage of EH sources in order to meet the minimum supply voltage requirements of electronic systems [2, 4] . Besides the inherent switching losses that characterize these converters, the main difficulty in achieving a good power conversion performance at low input voltage (sub-0.25 V) and low power levels (subto the high conduction losses of conventional transistors applied in the conversion process [5] . Thermionic injection transistors as MOSFETs and FinFETs are characterized by a minimum subthreshold-slope swing of 60 mV/dec (room temperature). This characteristic limits the required current at low voltage values in passive DC-DC converters.
The steep subthreshold slope Tunnel FET (TFET) device has been shown to increase the efficiency of the gate crosscoupled (GCC) converter shown in Fig. 1 at low input voltage levels (sub-400 mV) compared to the use of FinFET technology [6] . Under reverse bias conditions, Tunnel FET devices present two main distinct mechanisms of current injection: Band-to-band tunneling (BTBT) and drift-diffusion (DD). These two mechanisms limit the power conversion efficiency (PCE) of the charge pump due to the consequent reverse losses. The first and second injection mechanisms are respectively presented at low and high reverse bias conditions. While the second is inevitable, the first mechanism can be attenuated by a new topology (forcing the V GS of the reverse biased transistors to 0 V. This is the purpose of this paper: a charge pump that attenuates the reverse current of TFETs, thus increasing the PCE in a wider range of operation.
The structure of this work is as follows: section II presents the conventional gate cross-coupled (GCC) charge pump topology, its regions of operation and the perspectives and problems of using TFET devices in the conversion process. Section III proposes a novel charge pump topology to be used with TFET devices. Section IV compares by simulation the performance of the proposed charge pump with the GCC counterpart. The conclusions are presented in Section V.
II. GATE CROSS-COUPLED CHARGE PUMP
In Fig. 1 , the gate cross-coupled (GCC) charge pump topology is presented. This topology has been proved to present better conversion performance at low input voltage values compared to other DC-DC converter topologies [5] . 
A. First region of operation (Int1 > Int 2)
The principle of operation of the GCC converter can be divided into two regions. In the first, the low to high transition of Clock 1 increases the voltage node "Int1" to 2V DD -V DS2 . At the same time, the voltage node of "Int2" is reduced to V DD -V DS2 . In this region, the transistors M1 and M4 are reverse biased (off state) and transistors M2 and M3 forward biased (on state). The bias characteristics in this region, considering steady state conditions are presented in Table I : 
B. Second region of operation (Int1 < Int 2)
During the second region of operation, the high to low (low to high) transition of Clock 1 (Clock 2) and consequent reduction (increase) of voltage in node "int1" (int2) results in a forward bias condition of transistors M1 and M4 and reverse bias in M2 and M3. The bias conditions of the transistors are presented in Table II : 
C. Tunnel FET in Charge Pumps
Unlike the conventional MOSFET device, the TFET is designed as a reverse biased gated p-i-n diode. For an n-TFET the source region is highly doped with a p-type semiconductor and the drain with a highly doped n-type as shown in Fig. 2 . For this configuration, the source region has the lowest voltage compared to the gate and drain and the tunneling effect is produced at the source-channel interface. For the p-TFET the drain is highly doped with a p-type semiconductor and the source with an n-type. In contrast with the n-TFET, this configuration has the drain region with the lowest voltage and the current is allowed by tunneling at the drain-channel interface.
In Fig. 3 (a) , the current-voltage characteristic of an Heterojunction TFET device is presented [7] [8] According to Tables I and II , and considering no losses in the transistors, the reverse bias condition (off state) is always characterized by a V GS =V DS . For n/p types Tunnel FETs, and considering large reverse bias conditions (|V DS | > 0.7 V), the reverse current is generated due to the drift diffusion (DD) mechanism, independent on the V GS value applied as shown in Fig. 3 (a) . Under this bias condition, the consequent high reverse current degrades the PCE of the charge pump due to high reverse losses, thus limiting the use of TFET devices in charge pumps at low voltage operating ranges. In contrast, under lower bias conditions (|V DS | < 0.7 V), the reverse current due to BTBT mechanism can be attenuated if the V GS of the reverse biased transistors is forced to be 0 V.
In [6] , the authors presented a slightly different TFET GCC charge pump topology that redirects the gate control signals of the two p-type transistors to the bottom of the two coupling capacitors. This solution forces the V GS of M3 and M4 to respectively V DS1 and V DS2 (approx. 0 V at low output current) when the transistors are reverse biased. However, the higher the required current, the higher will be V DS1 and V DS2 and consequently the reverse losses. Also, the reverse current of M1 and M2 (under reverse bias conditions) is not solved. In the next section, a different topology that attenuates the reverse current of all the transistors during their off state condition is presented.
III. PROPOSED SOLUTION
In Fig. 4 , the proposed charge pump is presented. Compared to the GCC converter, it presents two auxiliary transistors and two auxiliary capacitors: In the proposed charge pump, the auxiliary transistors M1 AUX and M2 AUX and the auxiliary capacitors C1 AUX and C2 AUX are required to maintain a fixed gate voltage value in M1-M4 transistors independent of the region of operation.
During start-up, and considering the second region of operation, the auxiliary transistors are forward biased and the "int1*" and "int2*" nodes will present a voltage value of int1-V SD_M2_aux and int2-V SD_M1_aux respectively. As the voltage drop between the regions of the auxiliary transistors is negligible, it is assumed that the gate voltages of M1 and M2 are the same as the node "int2" and the gate voltages of M3 and M4 the same as the node "int1". Therefore, the bias conditions presented in Table II present the same V GS and V DS values for the forward biased transistors. In contrast, the reverse biased transistors present a V GS value equal to 0 V, reducing the reverse losses.
During the first region of operation, the auxiliary transistors are reverse biased (off state) and the voltage values at the nodes "int1*" and "int2*" are retained. Therefore, during this region the V GS value of the reverse biased transistors is equal to 0 V while the forward biased transistors remain with the same values of V GS and V DS of Table I. In Fig. 5 , the transient simulation for the above mentioned nodes is presented. As an example, the input voltage is 160 mV. As presented, the node "int1*" presents 160 mV (same value of node "int1" in steady-state) and the node "int2*" presents 320 mV (2*V DD , same value of node "int2").
IV. SIMULATION RESULTS
In this section, the conventional gate cross-coupled (GCC) charge pump is compared with the proposed solution. The clock signals are simulated with a frequency of 100 MHz. In both topologies, the Tunnel FET characteristics are those presented in Fig. 3 (a) . In both converters, the transistors M1-M4 present channel widths of 1 μm. In the proposed converter, the auxiliary transistors present 0.1 μm width. The coupling capacitors in both converters present a capacitance of 1 pF. The auxiliary capacitors in the proposed converter present 0.1 pF. Finally, the output capacitor has a value 10 pF. The input power supply voltage of both charge pumps is simulated with the characteristics of a commercial ultra-low thin-film thermogenerator, in particular the MPG-D655 from Micropelt [9] . It presents a Seebeck coefficient of 80 mV/ K. The electrical characteristics are presented in Fig. 6 .
In Fig. 7 , the power conversion efficiency (PCE) in function of the output current thermo-generator is presented. It is observed that for low input voltage values (sub-320 mV, 4 K) both the GCC charge pump (dashed lines) and the proposed charge pump (solid lines) present a similar performance. However, when the input voltage of the converter increases (equivalent of 6 K and 8 K) the proposed converter presents a higher PCE in the entire range of current considered.
In Fig. 8 it is shown that the decrease of the reverse losses enables the proposed charge pump to achieve higher output voltage values at a wider variation of temperatures. Compared to the GCC charge pump and at low (2 K and 4 K), the proposed converter also allows for higher output voltage at higher output current. In Fig. 9 , it is shown that compared to the conventional GCC charge pump, the proposed solution allows for higher power conversion efficiency at lower input power values when the thermo-generator is than 4 K (320 mV). At higher input power supply voltage values, the higher reverse current of the transistors in the "off" state in the conventional GCC topology limits the PCE of the converter due to the increase of the reverse losses.
In order to estimate the reverse losses of both converters, a power distribution comparison of losses is presented in Fig. 10 . The output current considered is 10 μA for two It is observed that for both charge pump converters, the losses considering a in the thermo-generator of 4 K (320 mV) are mainly due to switching and forward losses (of forward biased transistors). At a , the reverse losses of both converters are negligible. However, when increasing the input power supply voltage to 640 mV ( 8 K), the reverse losses of the GCC converter represent 19 % of the total input power. At the same conditions, the reverse losses and auxiliary circuitry of the proposed converter are respectively 1 % and 2 % of the total input power. In the proposed converter, the extra area of the auxiliary transistors and capacitors are presented as a drawback. In the simulations, sizes of 1/10 the main transistors and coupling capacitors were considered. However, these sizes can be further reduced as long as the gate voltage values of the main transistors are kept at the predefined level during the entire regions of operation.
V. CONCLUSIONS
In this work, a novel charge pump topology for the application of TFET devices is proposed. It is shown by simulation that the proposed charge pump reduces significantly the reverse losses by forcing the V GS of the reverse biased transistors to 0 V. To achieve this, an auxiliary circuitry is required to keep the gate voltage of the main transistors at a fixed voltage. This behavior results in higher PCE and output voltage values at a wider range of output current. It is shown by simulations that when considering the conventional GCC converter with an input power supply voltage of 640 mV (I OUT = 10 μA), 19 % of the power losses are due to the reverse current of reverse biased Tunnel FETs. With the proposed solution, these losses are reduced to 1%.
